I. INTRODUCTION
A DVANCES in battery technology show great promise in providing miniaturized, reliable, high density and hermetically sealed rechargeable power sources for highly integrated and size limited low power implantable devices in applications such as drug-delivery, glucose sensing and neuro-stimulation [1] . Among the numerous technologies in terms of the materials used and chemistry and composition that can serve as the basis for rechargeable (or secondary) batteries, the Lithium ion (Li-ion) cells exhibit one of the highest energy densities among the commercially available types-i.e., specific energy density of 80-125 W h/kg (watt hour per kilogram) and volumetric energy of 200-450 W h/l (watt hour per litre) [2] . For instance, miniature Li-ion rechargeable battery sources as small as 0.08-0.155cc with capacity ratings of 3-25 mA h are readily available for biomedical implants. These batteries can also accommodate current pulses of 10-15 mA depending upon battery size, which makes them suitable for low power wireless devices [1] - [3] .
This brief presents a wirelessly powered battery charging circuit fabricated in standard 0.6-m 3M-2P CMOS process. The device is intended for an implantable multi-channel neural recording interface for small behaving animal studies. A brief overview of Li-ion battery charging considerations is presented in Section II, followed by circuit implementation details of the Schottky diode based rectifier, regulator and battery control loop in Section III. Measurement results and concluding remarks are provided in Sections IV and V, respectively.
II. LI-ION BATTERY CHARGING PROFILES
A critical function of the battery charging unit is to oversee the charge and discharge cycles to ensure reliable operation, as Li-ion cell overcharge can lead to electrolyte oxidation and decomposition, while repetitive over discharge results in cathode structural changes [4] . Battery charging is typically specified in terms of the " rate," where is the battery nominal capacity expressed in terms of milliamps hours (mA h) or amps-hours (A h). The typical charging profile of Li-ion batteries is shown in Fig. 1(a) . The battery is charged at a constant current (CC) rate to an upper threshold of approximately 4.1 V, after which the charger switches to a constant voltage (CV) until its current drops to about 4% of the initial current. In order to maximize the number of charge cycles and battery lifetime, CC rates of 1C are typically used, although higher rates are often employed to achieve shorter charge cycles [5] .
Based on the charging profile, a standard Li-ion battery charger needs to realize three fundamental functions: CC control, CV control, and end-of-charge (EOC) detection. Fig. 1 chargers [4] - [8] . The charger supplies a CC via the pass transistor until the cell voltage ( ) reaches a maximum voltage, beyond which a CV control loop (not shown) is activated. Charging is terminated once the voltage drop across an external precision resistor ( ) indicates a current reduction to 4% of its initial charging rate. Fig. 1(c) shows a block diagram of the wirelessly rechargeable battery powered system. The individual blocks of this diagram are discussed in more detail in the following sections. During the recharging phase, an externally supplied 4-MHz wireless power carrier is rectified, limited and regulated to generate a stable supply voltage. This supply powers the battery charging unit to enable several critical functions that include setting the battery voltage/current profiles during the recharging phase of operation, providing overcharge and discharge protection, and facilitating the seamless transition between internal operating modes to ensure proper implant circuit functionality.
III. WIRELESS RECHARGEABLE BATTERY INTERFACE

A. Front-end Rectification and Regulation
The analog front-end consists of a 4-MHz LC tank with on-chip resonant capacitor, full-wave Schottky contact rectifier, 2.2-nF on-chip storage capacitor ( ) low drop-out voltage regulator and RF limiting circuit, as shown in Fig. 2(a) . A dc voltage is generated from the RF signal across the resonant tank by a full-wave rectifier, which delivers twice the current per cycle compared to a half-wave rectification circuit. In this work, Schottky contact barrier diodes are utilized instead of the standard p-n junction diode and/or diode connected transistor implementations [9] - [11] as the Schottky devices exhibit higher cutoff frequencies and lower forward voltage drop [12] . By selectively blocking the n p implants in desired diffusion areas or directly contacting the n-well/p-well with metallization, integrated Schottky barrier diodes can be fabricated in standard CMOS process [13] - [15] . Fig. 2 (b) shows the current density-voltage ( -) curves for the fabricated Schottky barrier diodes measured over several die samples. The devices have an ideality factor of and barrier height of eV, which was computed using the Richardson-Dushman equation for the thermionic current [12] . The measured current density at 0.4 V forward bias varies between 3.56E+3 A cm and 2.17E+3 A cm . As seen from Fig. 2 (b), our fabricated diodes exhibit a soft breakdown with very high leakage that varies between 965 and 300 A cm at 6-V reverse bias. Despite the use of self aligned p guard rings around the metal semiconductor junction to reduce the reverse leakage current due to sharp electrode edge effects [16] , the results show considerable leakage and deviate from reported foundry performance of reverse breakdown voltages in excess of V [13] . This high reverse leakage is likely due to un-optimized sizing and spacing between the guard ring and Schottky contacts. Clearly, further improvements are necessary as the soft breakdown may result in a decrease in efficiency and create reliability concerns, especially in biomedical applications.
A closer inspection at potential efficiency concerns reveals that the ratios of forward and reverse diode current densities ( ) varies between 17 -51 when the full-wave rectifier is biased under normal operating conditions. This assumes 4.2 V across the storage capacitor at the output of the fullwave rectifier (i.e., 4.9 V across the input), 350-mV forward bias and 4.55-V reverse bias. At 400-mV and 4.6-V forward and reverse bias, respectively, the ratios range between 31 -100 . As reported in Section IV-B, these moderate ratios yield an overall measured loaded efficiency of approximately 73%.
In order to improve the reliability of the front-end rectification interface, a shunt limiter can be placed across the tank and/or the primary (external) voltage can be monitored using a smart power delivery circuit to sense the induced voltage [17] . In this work, an RF limiting circuit is utilized to provide over-voltage protection. The limiter, which is a standard modification to the silicon-controlled rectifier circuits commonly used in electrostatic discharge (ESD) topologies [18] , operates by shunting the excess current to reduce the effective loaded quality factor of the chip. The limiter is activated when the rectified voltage exceeds a target voltage set by the voltage drop across a cascade of diode connected nMOS devices [ Fig. 2(a) ]. A regulated dc supply voltage is generated using a linear regulator based on a pMOS pass device topology to achieve low dropout voltage of approximately 50 mV at 2 mA load current. The reference voltage ( ) is generated using a constant-transconductance bias circuit [19] . 
B. Battery Control Loop
Accurate current measurement for EOC detection generally requires the insertion of a high precision external sensing resistor ( ) in the battery charging path, as shown in Fig. 1(b) . A low value is typically chosen to maintain the maximum voltage drop across to within 100 mV so as not to affect the charging profile and minimize the power dissipation-this is particularly important when the dynamic range of the battery current is large. This requires a high resolution ( ) comparator with low input referred offset ( mV , which is difficult to implement in an implant environment with non-ideal ground/supply voltages. Chopping techniques and high-order sigma-delta analog-digital converter (ADC) can be used to improve detection accuracy at the expense of increased implementation complexity [6] .
In the proposed control loop, the external resistor is removed altogether and replaced with two integrated matched resistors that increases the voltage sensing margin for EOC detection, relaxes the resolution requirements of the comparator and provides the additional benefit of decreasing the overall footprint of the implant unit [20] . Fig. 3 shows a schematic of the proposed technique. The battery charger supply ( ) is roughly 4.1 V and is obtained by rectifying and regulating the power carrier of the wireless link [see Fig. 2(a) ]. The basic circuit consists of two reference current sources ( and , where is the basic unit current reference), sensing resistors and , a pMOS current mirror (P2-P1) and the negative feedback loop provided by amplifier (A1) and a pMOS switch (P3).
Initially, during the CC phase, is well below the reference , P3 remains off and the difference of the current sources is entirely mirrored via P2-P1 to provide the battery with an average current of roughly 1.5 mA (or 0.5-C charge rate for a 3-mA h battery [1] )-i.e., if the unit current source is set to n , the charging current in the P1 leg varies from mA mA due to channel length modulation as increases from 2.7 V to . As the cell voltage ( ) is charged to , the charger enters the CV phase while the amplifier (A1) drives transistor P3 into conduction steering the current from P2 into the P3 leg.
Thus, the transition between CC and CV phases occurs monotonically as P3 transitions from cutoff to on state. The negative feedback loop maintains a constant battery voltage tightly regulated within of the reference voltage (i.e., is typically within of the final full-charge battery voltage [21] ). During the CV phase, the battery voltage slowly increases from to , gradually decreasing the battery charge current supplied by the P2-P1 current mirror. Ultimately, the EOC signal is generated by comparing the voltage difference ( -) between resistor and . The final voltage at the onset of EOC detection depends on several factors including A1 gain error effects, input-referred offset and error [22] .
C. EOC Estimation and Charging Accuracy
The EOC is triggered when a current of 48 from is steered into the P3 leg (Fig. 3) . The ratio of the cutoff current to the initial charge current can be easily derived as (1) For and , the ratio of the cutoff current to initial charge current is . The accuracy of EOC detection is determined by the offset voltage of the sense comparator and the matching accuracy of resistors and current sources instead of the absolute value of a single sensing resistor. Since 1%-2% matching can be attained across process variations by employing proper layout techniques [13] , [23] , the sense resistors can be integrated on-chip. The effect of comparator offset on EOC estimation is minimized by employing larger sense resistors. The value of the current sense resistors can be increased as these are no longer inserted in the battery current charging path. Assuming k , the worst case current offset for every 1 mV of comparator offset is 1 mV/30 k , or approximately 0.25% error in EOC detection. The ac offset across the comparator input terminals caused by finite supply regulation is mitigated using a comparator with gain-bandwidth much lower than the power carrier frequency. The composite error due to current source mismatch and channel length modulation is also considered. Initial simulations indicate that a 400-mV voltage difference between the drains of P5 and P4 causes a 1% reduction in current or roughly (i.e., current in P4 is 47.5 ). As shown in Fig. 4 , the error in current magnitude results in a higher initial charging current and an increase in EOC current detection. In Fig. 4(a) , a 1% reduction in causes a 1% increase in the mirrored current (via P2), thereby increasing the initial battery charging current by the same factor. Similarly, as shown in Fig. 4(b) , a 1% reduction in will cause the EOC current to increase by 2%. Since these errors are caused by channel length modulation and process variation, all current mirrors are sized with long channel devices and layed out using common centroid techniques. Further improvements to compensate the current offset errors at the output P2-P1 stage can be easily achieved using on-chip digital trimming of the current reference.
IV. EXPERIMENTS
A. Packaging Platform
A custom package platform was developed to test the proposed circuits. As shown in Fig. 5 , a chip-on-board (COB) technique is used to attach the fabricated CMOS die onto a standard circular printed circuit board (PCB). In addition to serving as a platform for the die, the 9 mm diameter circular 16 mil thick PCB serves as a fixture for the secondary inductor. Standard 3/44 American wire guage (AWG) litz wire is used to wind a 48-H coil around a miniature ferrite core attached to the PCB substrate. The ferrite core lowers the required number of turns by 20% to yield a higher measured of 38 at 4 MHz. Notice that since the die is directly above the inductor, the measurements also include the effect of induced fields and potential noise pickup from the coil-this leads to a more realistic test environment for the targeted space limited implant.
B. Measurement Results
A prototype chip was fabricated in standard 0.6-m 3M-2P CMOS technology in order to validate circuit functionality. The circuits are powered using a close proximity inductive link consisting of the secondary coil and a 75-H/9 mm outer diameter primary coil. Fig. 6(a) shows the transient regulator response when an externally generated 0-to 2-mA load step is applied as the link is powered by the primary coil voltage. The measured V. The quiescent current of the front-end circuitry is 22.5 A when V (or power dissipation W). Charging profile experiments for the battery control loop were performed with a large storage capacitor (instead of a battery) to decrease the charge time and illustrate the dynamic voltage and current waveforms. The voltage difference across an external 200-sense resistor was measured to determine the charge current, as shown in Fig. 6(b) . During the constant-current phase, the circuit delivers 1.5 mA via P1 resulting in a linear increase in battery voltage ( ). The EOC during the constant-voltage phase is detected once the battery current reaches 5% of the nominal constant charging current of 1.5 mA, triggering the EOC signal at output of comparator A2. The design target was intentionally set higher at 5% (or 75 A) to ensure that an EOC signal is generated under nominal conditions despite mismatch variations. Digital trimming is employed in the comparator and current mirror to measure the effect of device mismatch. Measurements show that a 1.5% mismatch in P4-P5 current mirror results in a 3% increase of EOC (or 45 A) and that mV comparator offset causes a (or A) increase in EOC (Table I ). The measured power dissipation of the battery control loop is 160 W, with an efficiency that ranges from 66% to 95%, depending on the charging phase. Notice that the power interface and charging loop are disabled during normal implant operation. The total measured loaded power dissipation of the chip is 8.4 mW when delivering 1.5 mA at 4.1 V to the load (or 6.15 mW) for an efficiency of 73%-this includes secondary coil loss, rectifier, RF limiter, regulator and battery control loop. The overall area of the front-end circuits, control loop and storage capacitor is 1.74 mm .
V. CONCLUSION
A highly integrated low power wireless interface with battery charging unit has been developed in standard CMOS process for small, low power and rechargeable battery operated medical implant microsystems. The wireless power interface employs an integrated Schottky barrier diode rectifier that achieves low forward bias voltages of 0.35 V-0.4 V and forward to reverse current density ratios of 17 -100 . The Schottky diodes show an appreciable reverse leakage current with soft reverse breakdown characteristic that requires further improvement for enhanced reliability. An RF limiting and regulation circuit provides protection for the on-chip electronics while attaining 2 mV/mA and 2 mV/V of load and line regulation, respectively. The proposed battery charger uses integrated current sense resistors with an EOC detection accuracy that is primarily determined by the matching accuracy of current sources and comparator offset.
The accuracy of the state-of-charge estimation after digital trimming of the current-mirror leg is within for a comparator offset of mV. The total area of the integrated circuits is roughly 1.74 mm , with a power dissipation of 8.4 mW when delivering a load current of 1.5 mA at 4.1 V (or 6.15 mW) for an efficiency of 73%.
